San José State University
Department of Electrical Engineering
EE-124, Electronic Design II, Section 01, Spring 2022

Course and Contact Information

Instructor(s): Dr. Hiu Yung Wong
Office Location: ENG 363
Telephone: 408-924-3910
Email: hiuyung.wong@sjsu.edu
Office Hours: Mon: 9:00am-10:30am, Wed: 4:15pm-5:45pm, or by appointment
In-person or zoom. No in-person office hour during the weeks when the class is conducted online. (see Canvas or email instructor for zoom link)
Class Days/Time: Monday and Wednesday 10:30am-11:45am
Classroom: ENG 345 (zoom if the class is conducted online, see Canvas or email instructor for zoom link)
Prerequisites: EE122, and EE128 with grades of C- or better

Course Description

Analysis and design of Analog integrated circuits using Bipolar and CMOS transistors. Topics include current sources, active loads, differential amplifiers, frequency response, frequency compensation, output stages, feedback amplifiers and operational amplifiers.

Course Format

In-person Class

All labs and lectures are conducted in-person.

Due to Covid-19, the classes and labs will be held online before 2/14/2022. After that, students are expected to return to in-person class and lab unless the school announces a new policy. Please use this zoom link for online classes.

https://sjsu.zoom.us/j/82785975640

During the online session, the students are expected to have stable internet access to attend the online lectures through Zoom. The students need to have Webcam installed on their computer. Their computers should be compatible to install LTspice to do laboratory exercises. Students should also have microphone and camera installed in their computers. Please see the following for more details.

Faculty Web Page and MYSJSU Messaging

Course materials such as syllabus, handouts, notes, assignment instructions, etc. can be found on Canvas Learning Management System course login website at http://sjsu.instructure.com. You are responsible for
regularly checking with the messaging system through MySJSU on Spartan App Portal http://one.sjsu.edu to learn of any updates. For help with using Canvas see Canvas Student Resources page.

**Course Goals and Student Learning Objectives:**

1. Students will be able to understand the MOSFET small-signal model and analyze the circuit behavior of single stage amplifiers using the small-signal model.
2. Students will be able to understand the concept of gain, bandwidth, frequency response of the single-stage and differential amplifiers.
3. Students will be able to understand the concept of feedback and the advantage of negative feedback.
4. Students will be able to understand the stability of the amplifiers.
5. Students will be able to verify the circuit operation learned from the class in hands-on lab experiments and in circuit simulations.
6. Students will be able to design basic output stage in power amplifier.

Upon successful completion of this course, students will be able to:

1. Demonstrate an understanding of the fundamentals of Electrical Engineering, including its mathematical and scientific principles, analysis and design.
2. Demonstrate the ability to apply the practice of Engineering in real-world problems.

**ABET Outcomes:**

The numbers in parentheses in the course learning objectives refer to ABET criterion outcomes satisfied by the course. These are listed below as a reference:

1. an ability to identify, formulate, and solve complex engineering problems by applying principles of engineering, science, and mathematics
2. an ability to apply engineering design to produce solutions that meet specified needs with consideration of public health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors
3. an ability to communicate effectively with a range of audiences
4. an ability to recognize ethical and professional responsibilities in engineering situations and make informed judgments, which must consider the impact of engineering solutions in global, economic, environmental, and societal contexts
5. an ability to function effectively on a team whose members together provide leadership, create a collaborative and inclusive environment, establish goals, plan tasks, and meet objectives
6. an ability to develop and conduct appropriate experimentation, analyze and interpret data, and use engineering judgment to draw conclusions
7. an ability to acquire and apply new knowledge as needed, using appropriate learning strategies.

**Course Learning Outcomes**

Upon successful completion of this course, students will be able to:
CLO 1. Apply the knowledge of mathematics, science, and engineering in circuit analysis (1)
CLO 2. Analyze and design integrated amplifier circuits to meet desired needs (1)
CLO 3. Identify, formulate, and solve engineering problems in Analog circuit design (1)
CLO 4. Write concise experimental reports to deliver findings and results effectively (3)
CLO 5. Demonstrate to use the techniques, skills, and modern engineering tools necessary for engineering practice (6)

Required Texts/Readings

Textbook


Other technology requirements / equipment / material

Computer/Laptop, Webcam, OS compatible with Zoom, LTspice, LockDown Browser by Respondus, speaker and microphone

Library Liaison

Traci Engel (traci.engel@sjsu.edu, 408-808-2106)

Course Requirements and Assignments

Students are expected to attend all classes (online through Zoom) and participate actively in the seminar and lab sessions (CLO5) (in person), submit the assignments (CLOs 1-3) and lab reports (CLO4) on time and attend the mid-term and final exams (CLOs 1-3). Assignments and Lab Reports must be submitted on time to receive full credit. Late submission of Assignments and Lab Reports within 3 days after the due date will only receive half of the credits. No credits will be given after the late submission due date.

Review the following policy about your responsibility:

- Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/
- University Syllabus Policy S16-9

“Success in this course is based on the expectation that students will spend, for each unit of credit, a minimum of 45 hours over the length of the course (normally three hours per unit per week) for instruction, preparation/studying, or course related activities, including but not limited to internships, labs, and clinical practica. Other course structures will have equivalent workload expectations as described in the syllabus.”

Final Examination or Evaluation

Exams maybe open or closed book. Students are allowed to use calculator. There will be no make-up exam and those absent will receive no credit. Students must write their answers clearly in an organized fashion. Further instructions will be provided during exams. The course is based on letter grading and grading percentage breakdown is as follow:
Grading Information

<table>
<thead>
<tr>
<th>Component</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assignment</td>
<td>15%</td>
</tr>
<tr>
<td>Midterm Exam-1</td>
<td>15%</td>
</tr>
<tr>
<td>Midterm Exam-2</td>
<td>15%</td>
</tr>
<tr>
<td>Final Exam</td>
<td>30%</td>
</tr>
<tr>
<td>Laboratory</td>
<td>25%</td>
</tr>
</tbody>
</table>

Determination of Grades

- Every assignment has equal weight (totally 15% of the final score)
- Every lab has equal weight (totally 25% of the final score). Unless specified, lab report constitutes 50% of the lab score (lab report score) and lab attendance (online or in-person if the student elects to be in-person) constitutes another 50% (lab attendance score). Students must attend at least 2 hours in each lab to receive full lab attendance score. Attending less than 2 hours will receive prorated score (e.g. attending 1 hour will receive 50% of the lab attendance score). Students still get full lab attendance score even they attend less than 2 hours if they can demonstrate to TA they have completed the lab.
- Assignment and lab reports must be submitted on time to receive full credit. Late submission: Half of the credit will be given if submitted within 3 days after the due date. No credit will be given if submitted after late submission due date.

Grading Breakdown:

- A = 100 to 93 points
- A minus = 92 to 88 points
- B plus = 87 to 84 points
- B = 83 to 79 points
- B minus = 78 to 75 points
- C plus = 74 to 72 points
- C = 71 to 69 points
- C minus = 68 to 65 points
- D plus = 64 to 62 points
- D = 61 to 59 points
- D minus = 58 to 55 points
- F = 55 points or lower

Classroom Protocol

Students are required to be in class on time. Students are welcome to ask questions through chat box or interrupting the lecturer. However, students should only discuss issues related to the class.

University Policies

Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/"

EE Department Honor Code

The Electrical Engineering Department will enforce the following Honor Code that must be read and accepted by all students.
“I have read the Honor Code and agree with its provisions. My continued enrollment in this course constitutes full acceptance of this code. I will NOT:

• Take an exam in place of someone else, or have someone take an exam in my place
• Give information or receive information from another person during an exam
• Use more reference material during an exam than is allowed by the instructor
• Obtain a copy of an exam prior to the time it is given
• Alter an exam after it has been graded and then return it to the instructor for re-grading
• Leave the exam room without returning the exam to the instructor.”

Measures Dealing with Occurrences of Cheating
• Department policy mandates that the student or students involved in cheating will receive an “F” on that evaluation instrument (paper, exam, project, homework, etc.) and will be reported to the Department and the University.
• A student’s second offense in any course will result in a Department recommendation of suspension from the University.

Recording Zoom Classes
This course or portions of this course (i.e., lectures, discussions, student presentations) will be recorded for instructional or educational purposes. The recordings will only be shared with students enrolled in the class through Canvas. If, however, you would prefer to remain anonymous during these recordings, then please speak with the instructor about possible accommodations (e.g., temporarily turning off identifying information from the Zoom session, including student name and picture, prior to recording).

Students are not allowed to record without instructor permission
Students are prohibited from recording class activities (including class lectures, office hours, advising sessions, etc.), distributing class recordings, or posting class recordings. Materials created by the instructor for the course (syllabi, lectures and lecture notes, presentations, etc.) are copyrighted by the instructor. This university policy (S12-7) is in place to protect the privacy of students in the course, as well as to maintain academic integrity through reducing the instances of cheating. Students who record, distribute, or post these materials will be referred to the Student Conduct and Ethical Development office. Unauthorized recording may violate university and state law. It is the responsibility of students that require special accommodations or assistive technology due to a disability to notify the instructor.

Technology Requirements
Students are required to have an electronic device (laptop, desktop or tablet) with a camera and built-in microphone and speaker/headphone. SJSU has a free equipment loan program available for students.

Students are responsible for ensuring that they have access to reliable Wi-Fi during tests. If students are unable to have reliable Wi-Fi, they must inform the instructor, as soon as possible or at the latest one week before the test date to determine an alternative. See Learn Anywhere website for current Wi-Fi options on campus.

Zoom Classroom Etiquette
1. Mute Your Microphone: To help keep background noise to a minimum, make sure you mute your microphone when you are not speaking.
2. Be Mindful of Background Noise and Distractions: Find a quiet place to “attend” class, to the greatest extent possible.
3. Avoid video setups where people may be walking behind you, people talking/making noise, etc.
4. Avoid activities that could create additional noise, such as shuffling papers, listening to music in the background, etc.
5. Limit Your Distractions/Avoid Multitasking: You can make it easier to focus on the meeting by turning off notifications, closing or minimizing running apps, and putting your smartphone away (unless you are using it to access Zoom).

6. Use Appropriate Virtual Backgrounds: If using a virtual background, it should be appropriate and professional and should NOT suggest or include content that is objectively offensive or demeaning.

**EE-124 / Electronic Design II, Spring 2022, Course Schedule**

***The schedule is subject to change with advanced notice on Canvas.***

**Course Schedule**

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Seminar</th>
<th>Reading</th>
<th>Lab</th>
<th>Assignments/ Lab Reports</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>24-Jan</td>
<td>No Class</td>
<td></td>
<td>No Lab</td>
<td></td>
</tr>
<tr>
<td></td>
<td>26-Jan</td>
<td>Operational Amplifier as a Black Box</td>
<td>Ch. 8</td>
<td>No Lab</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>31-Jan</td>
<td>Operational Amplifier as a Black Box</td>
<td>Ch. 8</td>
<td>Lab 1: SPICE Modeling of OpAmp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2-Feb</td>
<td>MOSFET Physics and Modeling</td>
<td>Ch. 6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>7-Feb</td>
<td>MOSFET Physics and Modeling</td>
<td>Ch. 6</td>
<td>Lab 2: Physical Verification of OpAmp</td>
<td>Assignment 1 due on 2/20 Report 1 due this week</td>
</tr>
<tr>
<td></td>
<td>9-Feb</td>
<td>CMOS Amplifiers</td>
<td>Ch. 17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>14-Feb</td>
<td>CMOS Amplifiers</td>
<td>Ch. 17</td>
<td>Lab 3: Test Automation with Python</td>
<td>Report 2 due this week</td>
</tr>
<tr>
<td></td>
<td>16-Feb</td>
<td>CMOS Amplifiers (Topologies)</td>
<td>Ch. 17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>21-Feb</td>
<td>CMOS Amplifiers (Topologies)</td>
<td>Ch. 17</td>
<td>Lab 4: MOS Cascade and Current Mirrors</td>
<td>Report 3 due this week Assignment 2 due on 3/6</td>
</tr>
<tr>
<td></td>
<td>23-Feb</td>
<td>Cascade and Current mirror</td>
<td>Ch. 9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>28-Feb</td>
<td>Cascade and Current mirror</td>
<td>Ch. 9</td>
<td>Lab 5: MOS Current Mirrors</td>
<td>No Report 4</td>
</tr>
<tr>
<td></td>
<td>2-Mar</td>
<td>Review</td>
<td>Ch. 6, 8, 17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>7-Mar</td>
<td>Mid-term 1</td>
<td>Ch. 6, 8, 17</td>
<td>Lab 5: MOS Current Mirrors</td>
<td>No Report 4</td>
</tr>
<tr>
<td></td>
<td>9-Mar</td>
<td>Differential Amplifiers</td>
<td>Ch. 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>14-Mar</td>
<td>Differential Amplifiers</td>
<td>Ch. 10</td>
<td>Lab 6: Differential Pair</td>
<td>Report 5 due this week</td>
</tr>
<tr>
<td></td>
<td>16-Mar</td>
<td>Differential Amplifiers</td>
<td>Ch. 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>21-Mar</td>
<td>Differential Amplifiers</td>
<td>Ch. 10</td>
<td>Lab 6: Differential Pair</td>
<td>Report 5 due this week</td>
</tr>
<tr>
<td></td>
<td>23-Mar</td>
<td>Frequency Response</td>
<td>Ch. 11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>28-Mar</td>
<td>Spring Recess</td>
<td></td>
<td>No Lab</td>
<td>Assignment 3 due to 4/3</td>
</tr>
<tr>
<td></td>
<td>30-Mar</td>
<td>Spring Recess</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>4-Apr</td>
<td>Frequency Response</td>
<td>Ch. 11</td>
<td>Lab 6: Differential Pair</td>
<td></td>
</tr>
<tr>
<td>Date</td>
<td>Lab/Assignment</td>
<td>Chapters</td>
<td>Notes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------------</td>
<td>----------</td>
<td>------------------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6-Apr</td>
<td>Frequency Response</td>
<td>Ch. 11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-Apr</td>
<td>Frequency Response</td>
<td>Ch. 11</td>
<td>Lab 7: High Frequency Modeling</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13-Apr</td>
<td>Review</td>
<td>Ch. 9, 10, 11</td>
<td>Report 6 due this week</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18-Apr</td>
<td>Mid-term 2</td>
<td>Ch. 9, 10, 11</td>
<td>Assignment 4 due on 4/17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20-Apr</td>
<td>Output Stage</td>
<td>Ch. 14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25-Apr</td>
<td>Output Stage</td>
<td>Ch. 14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27-Apr</td>
<td>Feedback</td>
<td>Ch. 12</td>
<td>Report 7 due this week</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2-May</td>
<td>Feedback</td>
<td>Ch. 12</td>
<td>Lab 8: Design of Audio Amplifier</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-May</td>
<td>Feedback</td>
<td>Ch. 12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9-May</td>
<td>Feedback</td>
<td>Ch. 12</td>
<td>Report 8 due this week</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-May</td>
<td>Stability</td>
<td>Ch. 12</td>
<td>Assignment 5 due on 5/15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-May</td>
<td>Review</td>
<td>Ch. 6, 8, 9, 10, 11, 12, 14, 17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19-May</td>
<td>Thursday, May 19 9:45 AM-12:00 PM</td>
<td>Ch. 6, 8, 9, 10, 11, 12, 14, 17</td>
<td>Final Exam</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Thursday, May 19 9:45 AM-12:00 PM</td>
<td>Final Exam</td>
<td></td>
</tr>
</tbody>
</table>

Electronic Design II, EE-124, Spring, 2022